전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS320DM641 데이터시트(PDF) 73 Page - Texas Instruments

Click here to check the latest version.
부품명 TMS320DM641
상세설명  Video/Imaging Fixed-Point Digital Signal Processors
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM641 데이터시트(HTML) 73 Page - Texas Instruments

Back Button TMS320DM641 Datasheet HTML 69Page - Texas Instruments TMS320DM641 Datasheet HTML 70Page - Texas Instruments TMS320DM641 Datasheet HTML 71Page - Texas Instruments TMS320DM641 Datasheet HTML 72Page - Texas Instruments TMS320DM641 Datasheet HTML 73Page - Texas Instruments TMS320DM641 Datasheet HTML 74Page - Texas Instruments TMS320DM641 Datasheet HTML 75Page - Texas Instruments TMS320DM641 Datasheet HTML 76Page - Texas Instruments TMS320DM641 Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 171 page
background image
Device Configurations
73
June 2003 − Revised August 2004
SPRS222C
Read Accesses
31
10
Reserved
LOCKSTAT
R-0
R-1
Write Accesses
31
0
LOCK
W-0
Legend: R = Read only; R/W = Read/Write; -n = value after reset
Figure 2−4. PCFGLOCK Register Diagram [Address Location: 0x01B3 F018] − Read/Write Accesses
Table 2−4. PCFGLOCK Register Selection Bit Descriptions − Read Accesses
BIT
NAME
DESCRIPTION
31:1
Reserved
Reserved. Read-only, writes have no effect.
0
LOCKSTAT
Lock status bit.
Determines whether the PERCFG register is locked or unlocked.
0
= Unlocked, read accesses to the PERCFG register allowed.
1
= Locked, write accesses to the PERCFG register do not modify the register state [default].
Reads are unaffected by Lock Status.
Table 2−5. PCFGLOCK Register Selection Bit Descriptions − Write Accesses
BIT
NAME
DESCRIPTION
31:0
LOCK
Lock bits.
0x10C0010C = Unlocks PERCFG register accesses.
Any write to the PERCFG register will automatically relock the register. In order to avoid the unnecessary
overhead of multiple unlock/enable sequences, all peripherals should be enabled with a single write to the
PERCFG register with the necessary enable bits set.
Prior to waiting 128 CPU cycles, the PERCFG register should be read. There is no direct correlation between
the CPU issuing a write to the PERCFG register and the write actually occurring. Reading the PERCFG
register after the write is issued forces the CPU to wait for the write to the PERCFG register to occur.
Once a peripheral is enabled, the DSP (or other peripherals such as the HPI) must wait a minimum of 128 CPU
cycles before accessing the enabled peripheral. The user must ensure that no accesses are performed to a
peripheral while it is disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com