TMS320DM641 datasheet(150/171 Pages) TI

150 / 171 page

Video Port

150

June 2003 − Revised August 2004

SPRS222C

4.13.3.3 VCLKIN Timing (Video Display Mode)

Table 4−57. Timing Requirements for Video Display Mode for VPxCLKINx† (see Figure 4−50)

NO.

−400

−500

−600

UNIT

MIN

MAX

tc(VKI)

Cycle time, VPxCLKINx

tw(VKIH)

Pulse duration, VPxCLKINx high

4.1

tw(VKIL)

Pulse duration, VPxCLKINx low

4.1

tt(VKI)

Transition time, VPxCLKINx

† The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN.

VPxCLKINx

Figure 4−50. Video Port Display VPxCLKINx Timing

4.13.3.4 Video Control Input/Output and Video Display Data Output Timing With Respect to

VPxCLKINx and VPxCLKOUTx (Video Display Mode)

Table 4−58. Timing Requirements in Video Display Mode for Video Control Input Shown With

Respect to VPxCLKINx and VPxCLKOUTx (see Figure 4−51)

NO.

−400

−500

−600

UNIT

MIN

MAX

tsu(VCTLV-VKIH)

Setup time, VPxCTLx valid before VPxCLKINx high

2.9

th(VCTLV-VKIH)

Hold time, VPxCTLx valid after VPxCLKINx high

0.5

tsu(VCTLV-VKOH) Setup time, VPxCTLx valid before VPxCLKOUTx high‡

7.4

th(VCTLV-VKOH)

Hold time, VPxCTLx valid after VPxCLKOUTx high‡

−0.9

‡ Assuming non-inverted VPxCLKOUTx signal.

TMS320DM641 데이터시트(PDF) 150 Page - Texas Instruments

TMS320DM641 데이터시트(HTML) 150 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL