TMS320VC5502 datasheet(80/189 Pages) TI

80 / 189 page

www.ti.com

TMS320VC5502

Fixed-Point Digital Signal Processor

SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004

Table 3-28. IDLE Configuration Register Bit Field Description

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

Reserved

15-10

000000

Reserved

CLKEI

R/W

Extended device clock generator idle control bit. The CLKEI bit must be

set to 1 along with the CLKI bit in order to properly place the device clock

generator in idle.

•

CLKI = 0 and CLKEI = 0:

Device clock generator module remains active after execution of an

IDLE instruction.

•

CLKI = 1 and CLKEI = 1:

Device clock generator is disabled after execution of an IDLE

instruction.

Any other combination of CLKI and CLKEI is not valid. Setting CLKI to 1

and executing the IDLE instruction will generate a bus error interrupt if

CLKEI is not set to 1.

Disabling the clock generator provides the lowest level of power reduction

by stopping the system clock. Whenever the clock generator is idled, the

CLKEI, CPUI, MPI, ICACHEI, EMIFI, XPORTI, MPORTI, and IPORTI bits

must be set to 1 in order to ensure a proper power-down mode. A bus

error interrupt will be generated if the idle instruction is executed when

CLKI = 1 and any of these bits are not set to 1.

IPORTI

R/W

IPORT idle control bit. The IPORT is used for all ICACHE transactions.

•

IPORTI = 0:

IPORT remains active after execution of an IDLE instruction

•

IPORTI = 1:

IPORT is disabled after execution of an IDLE instruction

MPORTI

R/W

MPORT idle control bit. The MPORT is used for all DMA and HPI

transactions.

•

MPORTI = 0:

MPORT remains active after execution of an IDLE instruction

•

MPORTI = 1:

MPORT is disabled after execution of an IDLE instruction

XPORTI

R/W

XPORT idle control bit. The XPORT is used for all I/O memory

transactions.

•

XPORTI = 0:

XPORT remains active after execution of an IDLE instruction

•

XPORTI = 1:

XPORT is disabled after execution of an IDLE instruction

EMIFI

R/W

External Memory Interface (EMIF) idle control bit

•

EMIFI = 0:

EMIF module remains active after execution of an IDLE instruction

•

EMIFI = 1:

EMIF module is disabled after execution of an IDLE instruction

CLKI

R/W

Device clock generator idle control bit. The CLKEI bit must be set to 1

along with the CLKI bit in order to properly place the device clock

generator in idle.

•

CLKI = 0 and CLKEI = 0:

Device clock generator module remains active after execution of an

IDLE instruction.

•

CLKI = 1 and CLKEI = 1:

Device clock generator is disabled after execution of an IDLE

instruction.

Any other combination of CLKI and CLKEI is not valid. Setting CLKI to 1

and executing the IDLE instruction will generate a bus error interrupt if

CLKEI is not set to 1.

Disabling the clock generator provides the lowest level of power reduction

by stopping the system clock. Whenever the clock generator is idled, the

CLKEI, CPUI, MPI, ICACHEI, EMIFI, XPORTI, MPORTI, and IPORTI bits

must be set to 1 in order to ensure a proper power-down mode. A bus

error interrupt will be generated if the idle instruction is executed when

CLKI = 1 and any of these bits are not set to 1.

Functional Overview

TMS320VC5502 데이터시트(PDF) 80 Page - Texas Instruments

TMS320VC5502 데이터시트(HTML) 80 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL