TMS320VC5502 datasheet(101/189 Pages) TI

101 / 189 page

www.ti.com

TMS320VC5502

Fixed-Point Digital Signal Processor

SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004

The DPORT can be placed into idle through the EMIFI bit of the Idle Control Register (ICR) and executing

the IDLE instruction. When the DPORT is in idle, it will stop accepting new EMIF requests. If there is a

request from the CPU or the EMIF, the DPORT will not respond and hang. The ICR register will generate

a bus error if the DPORT is idled without the CPU or Master Port domains being in idle.

3.14.2.1

DPORT Configuration Register (DCR)

The DPORT Configuration Register bit layout is shown in Figure 3-46 and the bits are described in

Table 3-51.

Reserved

R, 00000000

WPE

Reserved

R/W, 0

R, 0000000

LEGEND: R = Read, W = Write, n = value at reset

Figure 3-46. DPORT Configuration Register Layout (0x0200)

Table 3-51. DPORT Configuration Register Bit Field Description

(1)

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

Reserved

15-8

00000000

Reserved

WPE

R/W

Write Posting Enable bit(1)

•

WPE = 0: Write posting disabled

•

WPE = 1: Write posting enabled

Reserved

6-0

0000000

Reserved

(1)

Write posting should not be enabled or disabled while the EMIF is conducting a transaction with external memory.

3.14.2.2

DPORT Bus Error Register (DERR)

The DPORT Bus Error Register bit layout is shown in Figure 3-47 and the bits are described in

Table 3-52.

Reserved

EMIFTO

Reserved

R, 000

R, 0

R, 0000

Reserved

R, 0000000

LEGEND: R = Read, W = Write, n = value at reset

Figure 3-47. DPORT Bus Error Register Layout (0x0202)

Functional Overview

101

TMS320VC5502 데이터시트(PDF) 101 Page - Texas Instruments

TMS320VC5502 데이터시트(HTML) 101 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL