전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM5347 데이터시트(PDF) 30 Page - PMC-Sierra, Inc

부품명 PM5347
상세설명  SATURN USER NETWORK INTERFACE PLUS
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PMC [PMC-Sierra, Inc]
홈페이지  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5347 데이터시트(HTML) 30 Page - PMC-Sierra, Inc

Back Button PM5347 Datasheet HTML 26Page - PMC-Sierra, Inc PM5347 Datasheet HTML 27Page - PMC-Sierra, Inc PM5347 Datasheet HTML 28Page - PMC-Sierra, Inc PM5347 Datasheet HTML 29Page - PMC-Sierra, Inc PM5347 Datasheet HTML 30Page - PMC-Sierra, Inc PM5347 Datasheet HTML 31Page - PMC-Sierra, Inc PM5347 Datasheet HTML 32Page - PMC-Sierra, Inc PM5347 Datasheet HTML 33Page - PMC-Sierra, Inc PM5347 Datasheet HTML 34Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 302 page
background image
PM5347 S/UNI-PLUS
DATA SHEET
PMC-941033
ISSUE 6
SATURN USER NETWORK INTERFACE PLUS
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
14
8
PIN DESCRIPTION
Pin Name
Type
Pin
No.
Function
RBYP
Input
153
The receive bypass (RBYP) input disables clock
recovery. If RBYP is high, RXD+/- is sampled on
the rising edge of RRCLK+/-. If RBYP is low, the
receive clock is recovered from the RXD+/- bit
stream. RBYP requires an external pull-down
resistor.
RXD+
RXD-
PECL
Input
135
136
The receive differential data inputs (RXD+, RXD-)
contain the NRZ bit serial receive stream. RXD+/-
is sampled on the rising edge of RRCLK+/- when
clock recovery is bypassed (the falling edge may
be used by reversing RRCLK+/-), otherwise the
receive clock is recovered from the RXD+/- bit
stream. Please refer to the Operation section for
a discussion of PECL interfacing issues.
RXDO+
RXDO-
Output
131
132
The receive differential data outputs (RXDO+,
RXDO-) are sliced versions of the RXD+ and
RXD- inputs. These outputs are provided to allow
decision feedback equalization (DFE) to correct
baseline wander. It is intended that these outputs
be low pass filtered and attenuated to create an
appropriate correction signal that is summed with
incoming data to recover the low frequency
components.
RRCLK+
RRCLK-
PECL
Input
142
143
The receive differential reference clock inputs
(RRCLK+, RRCLK-) must be a jitter-free 19.44
MHz or 6.48 MHz reference clock when clock
recovery is enabled. When clock recovery is
bypassed, RRCLK+/- is nominally a 155.52 MHz
or 51.84 MHz 50% duty cycle clock and provides
timing for the S/UNI-PLUS receive functions. In
this case, RXD+/- is sampled on the rising edge of
RRCLK+/-. Please refer to the Operation section
for a discussion of PECL interfacing issues.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com