전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PM5347 데이터시트(PDF) 45 Page - PMC-Sierra, Inc

부품명 PM5347
상세설명  SATURN USER NETWORK INTERFACE PLUS
PDF  302 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PMC [PMC-Sierra, Inc]
홈페이지  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5347 데이터시트(HTML) 45 Page - PMC-Sierra, Inc

Back Button PM5347 Datasheet HTML 41Page - PMC-Sierra, Inc PM5347 Datasheet HTML 42Page - PMC-Sierra, Inc PM5347 Datasheet HTML 43Page - PMC-Sierra, Inc PM5347 Datasheet HTML 44Page - PMC-Sierra, Inc PM5347 Datasheet HTML 45Page - PMC-Sierra, Inc PM5347 Datasheet HTML 46Page - PMC-Sierra, Inc PM5347 Datasheet HTML 47Page - PMC-Sierra, Inc PM5347 Datasheet HTML 48Page - PMC-Sierra, Inc PM5347 Datasheet HTML 49Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 302 page
background image
PM5347 S/UNI-PLUS
DATA SHEET
PMC-941033
ISSUE 6
SATURN USER NETWORK INTERFACE PLUS
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
29
Pin Name
Type
Pin
No.
Function
RPOHFP
Output
170
The receive path overhead frame position
(RPOHFP) signal may be used to locate the
individual receive path overhead bits in the path
overhead data stream, RPOH. RPOHFP is logic
one while bit 1 (the most significant bit) of the path
trace byte (J1) is present in the RPOH stream.
RPOHFP is updated on the falling edge of
RPOHCLK.
RSDCLK
Output
156
The receive section DCC clock (RSDCLK) is a
192 kHz clock used to update the RSD output.
RSDCLK is generated by gapping a 216 kHz
clock.
RSD
Output
157
The receive section DCC (RSD) signal contains
the serial section data communications channel
(D1, D2, D3) extracted from the receive stream.
RSD is updated on the falling edge of RSDCLK.
RLDCLK
Output
158
The receive line DCC clock (RLDCLK) is a 576
kHz clock used to update the RLD output.
RLDCLK is generated by gapping a 2.16 MHz
clock.
RLD
Output
159
The receive line DCC (RLD) signal contains the
serial line data communications channel (D4 -
D12) extracted from the receive stream. RLD is
updated on the falling edge of RLDCLK.
ROWCLK
Output
155
The receive orderwire clock (ROWCLK) is a 64
kHz clock used to update the RSOW, RSUC, and
RLOW outputs. ROWCLK is generated by
gapping a 72 kHz clock.
RSOW
Output
163
The receive section orderwire (RSOW) signal
contains the section orderwire channel (E1)
extracted from the receive stream. RSOW is
updated on the falling edge of ROWCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com