| 전자부품 데이터시트 검색엔진 |
|
PC87351 데이터시트(PDF) 82 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87351 데이터시트(HTML) 82 Page - National Semiconductor (TI) |
|
82 / 86 page ![]() 11.0 Device Characteristics (Continued) 82 www.national.com 11.2.8 Modem Control Timing 11.2.9 FDC Write Data Timing tDRP tICP tWDW Values 1. Not tested. Guaranteed by design. 1. tCP is the clock period defined in Section 11.2.2. Symbol Parameter Min Max Unit tHL RI2,1 High to Low Transition 10 nsec tLH RI2,1 Low to High Transition 10 nsec tSIM Delay to Set IRQ from Modem Input 40 nsec Symbol Parameter Min Max Unit tHDH HDSEL Hold from WGATE Inactive1 750 µsec tHDS HDSEL Setup to WGATE Active1 100 µsec tWDW Write Data Pulse Width See tDRP, tICP and tWDW values in table below Data Rate tDRP tICP tICP Nominal tWDW tWDW Minimum Unit 1 Mbps 1000 6 x tCP 1 125 2 x tICP 250 nsec 500 Kbps 2000 6 x tCP 1 125 2 x tICP 250 nsec 300 Kbps 3333 10 x tCP 1 208 2 x tICP 375 nsec 250 Kbps 4000 12 x tCP 1 250 2 x tICP 500 nsec CTS, DSR, DCD INTERRUPT (Read MSR) RI tSIM tSIM tSIM tHL tLH (Read MSR) tHDS tHDH tWDW HDSEL WGATE WDATA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |