| 전자부품 데이터시트 검색엔진 |
|
STGAP1S 데이터시트(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STGAP1S 데이터시트(HTML) 12 Page - STMicroelectronics |
|
12 / 67 page ![]() Electrical data STGAP1S 12/67 DocID027190 Rev 3 3.2 Thermal data 3.3 Recommended operating conditions Table 3. Thermal data Symbol Parameter Value Unit Rth(JA) Thermal resistance junction to ambient(1) 65 °C/W 1. The STGAP1S mounted on the EVALSTGAP1S rev 2.0 board (two-layer FR4 PCB). Table 4. Recommended operating conditions Symbol Pin Parameter Test condition Min. Max. Unit VH 17 Positive supply voltage (VH vs. GNDISO) 4.50(1) 36 V VL 14, 23 Negative supply voltage (VL vs. GNDISO) GNDISO - 10 GNDISO(2) V VHL Differential supply voltage (VH vs. VL) 36 V VDD 7 Integrated 3.3 V voltage regulator input voltage vs. GND 4.50 5.50 V VREG 6 Internal logic supply voltage vs. GND (3) 33.60 V VLOGIC 2, 3, 4, 5, 8, 9, 11 Logic pins voltage vs. GND (VDD, 5)min V ASC 24 ASC pin voltage GNDISO (VH, 15)min V VDESATth 18 Desaturation protection threshold DESAT enabled VH - 1.50 V fSW Maximum switching frequency(4) 1MHz 1. When UVLO is enabled this value is VHon,max. 2. When UVLO is enabled this value is VLon,min. 3. When VDD is connected to the VREG pin (refer to Section 6 on page 22). 4. Actual limit depends on power dissipation constraints. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |