전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SPC564A80L7 데이터시트(PDF) 75 Page - STMicroelectronics

부품명 SPC564A80L7
상세설명  Up to 4 multiply and accumulate operations per cycle
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC564A80L7 데이터시트(HTML) 75 Page - STMicroelectronics

Back Button SPC564A80L7 Datasheet HTML 71Page - STMicroelectronics SPC564A80L7 Datasheet HTML 72Page - STMicroelectronics SPC564A80L7 Datasheet HTML 73Page - STMicroelectronics SPC564A80L7 Datasheet HTML 74Page - STMicroelectronics SPC564A80L7 Datasheet HTML 75Page - STMicroelectronics SPC564A80L7 Datasheet HTML 76Page - STMicroelectronics SPC564A80L7 Datasheet HTML 77Page - STMicroelectronics SPC564A80L7 Datasheet HTML 78Page - STMicroelectronics SPC564A80L7 Datasheet HTML 79Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 157 page
background image
SPC564A74L7, SPC564A80B4, SPC564A80L7
Pinout and signal description
Doc ID 15399 Rev 9
75/157
RD_WR
EBI
RD_WR indicates whether the current transaction is a read
access or a write access.
TA
EBI
TA is asserted to indicate that the slave has received the data
(and completed the access) for a write cycle, or returned data
for a read cycle. If the transaction is a burst read, TA is asserted
for each one of the transaction beats. For write transactions, TA
is only asserted once at access completion, even if more than
one write data beat is transferred.
TS
EBI
The Transfer Start signal (TS) is asserted by the SPC564A80 to
indicate the start of a transfer.
WE[2:3]
EBI
Write enables are used to enable program operations to a
particular memory. WE[2:3] are only asserted for write
accesses
WE[0:3]/BE[0:3]
EBI
Write enables are used to enable program operations to a
particular memory. These signals can also be used as byte
enables for read and write operation by setting the WEBS bit in
the appropriate EBI Base Register (EBI_BRn). WE[0:3] are
only asserted for write accesses. BE[0:3] are asserted for both
read and write accesses
eMIOS[0:23]
eMIOS
eMIOS I/O channels
AN[0:39]
eQADC
Single-ended analog inputs for analog-to-digital converter
FCK
eQADC
eQADC free running clock for eQADC SSI.
MA[0:2]
eQADC
These three control bits are output to enable the selection for
an external Analog Mux for expansion channels.
REFBYPC
eQADC
Bypass capacitor input
SDI
eQADC
Serial data in
SDO
eQADC
Serial data out
SDS
eQADC
Serial data select
VRH
eQADC
Voltage reference high input
VRL
eQADC
Voltage reference low input
SCI_A_RX
SCI_B_RX
SCI_C_RX
eSCI_A - eSCI_C
eSCI receive
SCI_A_TX
SCI_B_TX
SCI_C_TX
eSCI_A - eSCI_C
eSCI transmit
ETPU_A[0:31]
eTPU
eTPU I/O channel
Table 6.
Signal details (continued)
Signal
Module or Function
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com