전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SPC564A80L7 데이터시트(PDF) 105 Page - STMicroelectronics

부품명 SPC564A80L7
상세설명  Up to 4 multiply and accumulate operations per cycle
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC564A80L7 데이터시트(HTML) 105 Page - STMicroelectronics

Back Button SPC564A80L7 Datasheet HTML 101Page - STMicroelectronics SPC564A80L7 Datasheet HTML 102Page - STMicroelectronics SPC564A80L7 Datasheet HTML 103Page - STMicroelectronics SPC564A80L7 Datasheet HTML 104Page - STMicroelectronics SPC564A80L7 Datasheet HTML 105Page - STMicroelectronics SPC564A80L7 Datasheet HTML 106Page - STMicroelectronics SPC564A80L7 Datasheet HTML 107Page - STMicroelectronics SPC564A80L7 Datasheet HTML 108Page - STMicroelectronics SPC564A80L7 Datasheet HTML 109Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 157 page
background image
SPC564A74L7, SPC564A80B4, SPC564A80L7
Electrical characteristics
Doc ID 15399 Rev 9
105/157
CJITTER
CC
T
CLKOUT
period
jitter(6),(7),(8),(9)
Peak-to-peak (clock
edge to clock edge)
fSYS maximum
–5
5
% fCLKOUT
T
Long-term jitter
(avg. over 2 ms
interval)
–6
6
ns
tcst
CC
T
Crystal start-up time (10), (11)
——
10
ms
VIHEXT
CC
T
EXTAL input high voltage
Crystal
Mode(12)
Vxtal
+ 0.4
—
V
T
External
Reference(12),
(13)
VRC33
/2 +
0.4
VRC33
VILEXT
CC
T
EXTAL input low voltage
Crystal
Mode(12)
—
Vxtal -
0.4
V
T
External
Reference(12),
(13)
0
VRC33
/2 -
0.4
—
CC
T
XTAL load capacitance(10)
4MHz
5
30
pF
8MHz
5
26
12 MHz
5
23
16 MHz
5
19
20 MHz
5
16
40 MHz
5
8
tlpll
CC
P
PLL lock time (10), (14)
—
—
200
s
tdc
CC
T
Duty cycle of reference
—40
60
%
fLCK
CC
T
Frequency LOCK range
—
–6
6
% fsys
fUL
CC
T
Frequency un-LOCK range
—
–18
18
% fsys
fCS
fDS
CC
D
Modulation Depth
Center spread
±0.25
±4.0
%fsys
D
Down Spread
–0.5
–8.0
fMOD
CC
D
Modulation frequency(15)
—
—
100
kHz
1.
Considering operation with PLL not bypassed.
2.
All internal registers retain data at 0 Hz.
3.
“Loss of Reference Frequency” window is the reference frequency range outside of which the PLL is in self clocked mode.
4.
Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the fLOR
window.
Table 26.
PLLMRFM electrical specifications
(VDDPLL = 1.08 V to 3.6 V, VSS = VSSPLL = 0 V, TA = TL to TH) (continued)
Symbol
C
Parameter
Conditions
Value
Unit
min
max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com