| 전자부품 데이터시트 검색엔진 |
|
ST7FOXU0 데이터시트(PDF) 105 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FOXU0 데이터시트(HTML) 105 Page - STMicroelectronics |
|
105 / 123 page ![]() ST7FOXU0 Electrical characteristics 105/123 12.9 Control pin characteristics 12.9.1 Asynchronous RESET pin TA = -40 to 85 °C, unless otherwise specified. Table 57. Asynchronous RESET pin characteristics Symbol Parameter Conditions Min Typ Max Unit VIL Input low level voltage VSS - 0.3 0.3VDD V VIH Input high level voltage 0.7VDD VDD+0.3 Vhys Schmitt trigger voltage hysteresis(1) 2V VOL Output low level voltage (2) VDD= 5 V IIO = +2 mA 200 mV RON Pull-up equivalent resistor(3) VIN=VSS VDD = 5 V 30 50 70 k Ω tw(RSTL)out Generated reset pulse duration Internal reset sources 90(1) µs th(RSTL)in External reset pulse hold time(4) 20 µs tg(RSTL)in Filtered glitch duration 200 ns 1. Data based on characterization results, not tested in production 2. The IIO current sunk must always respect the absolute maximum rating specified in Section Table 40. on page 94 and the sum of IIO (I/O ports and control pins) must not exceed IVSS. 3. The RON pull-up equivalent resistor is based on a resistive transistor. Specified for voltages on RESET pin between VILmax and VDD 4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on RESET pin with a duration below th(RSTL)in can be ignored. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |