ST10F296 datasheet(283/346 Pages) STMICROELECTRONICS

283 / 346 page

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296E

283/346

Table 151.

BUSCONx register description

Bit

Bit name

Function

CSWENx

Write chip select enable

0: The CS signal is independent of the write command (WR, WRL,

WRH).

1: The CS signal is generated for the duration of the write command.

CSRENx

Read chip select enable

0: The CS signal is independent of the read command (RD).

1: The CS signal is generated for the duration of the read command.

RDYPOLx

Ready active level control

0: Active level on the READY pin is low and he bus cycle terminates

with an 0 on this pin.

1: Active level on the READY pin is high and the bus cycle terminates

with a 1 on this pin.

RDYENx

READY input enable

0: External bus cycle is controlled by the MCTC bit field.

1: External bus cycle is controlled by the READY input signal.

BUSACTx

Bus active control

0: External bus disabled.

1: External bus enabled (within the respective address window, see

ADDRSEL register.

9ALECTLx

ALE lengthening control

0: Normal ALE signal.

1: Lengthened ALE signal.

7-6

BTYP

External bus configuration

00: 8-bit demultiplexed bus

01: 8-bit multiplexed bus

10: 16-bit demultiplexed bus

11: 16-bit multiplexed bus

Note 1: BTYP bits of BUSCON0 are defined via Port 0 during reset.

They are set according to the configuration of bit 6 and 7 of Port 0

latched at the end of the reset sequence.

Note 2: If the EA pin is high during reset, the BUSCON0 register is

initialized with 0000h. If EA pin is low during reset, the BUSACT0 and

ALECTL0 bits are set (1) and the BTYP bit field is loaded with the bus

configuration selected via Port 0.

5MTTCx

Memory tristate time control

0: 1 wait state.

1: No wait state.

RWDCx

Read/write delay control for BUSCONx

0: With read/write delay, the CPU inserts 1 TCL after falling edge of

ALE.

1: No read/write delay; RW is activated after falling edge of ALE.

3-0

MCTC

Memory cycle time control (number of memory cycle time wait states)

0000: 15 wait states (number of wait states = 15 - [MCTC]).

. . .

1111: No wait states.

Obsolete

Product(s)

- Obsolete

Product(s)

ST10F296 데이터시트(PDF) 283 Page - STMicroelectronics

ST10F296 데이터시트(HTML) 283 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL