ST72344S2 datasheet(67/247 Pages) STMICROELECTRONICS

67 / 247 page

ST72344xx, ST2345xx

Power-saving modes

Doc ID 12321 Rev 6

67/247

system is enabled, can generate a Watchdog reset (see Section 11.1: Window watchdog

(WWDG) for more details).

Figure 28.

Halt timing overview

Figure 29.

Halt mode flowchart

Note:

WDGHALT is an option bit. See Section 15.1: Option bytes for more details.

Peripheral clocked with an external clock source can still be active.

Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt).

Refer to Table 17: Interrupt mapping for more details.

Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the

CC register are set to the current software priority level of the interrupt routine and

recovered when the CC register is popped.

Halt

Run

256 OR 4096 CPU

cycle delay

Reset

interrupt

Halt

instruction

Fetch

vector

[MCCSR.OIE=0]

RESET

INTERRUPT 3)

CPU

OSCILLATOR

PERIPHERALS 2)

I[1:0] BITS

OFF

FETCH RESET VECTOR

OR SERVICE INTERRUPT

CPU

OSCILLATOR

PERIPHERALS

I[1:0] BITS

OFF

XX 4)

CPU

OSCILLATOR

PERIPHERALS

I[1:0] BITS

XX 4)

256 OR 4096 CPU CLOCK

DELAY

WATCHDOG

ENABLE

DISABLE

WDGHALT 1)

WATCHDOG

RESET

CYCLE

HALT INSTRUCTION

(MCCSR.OIE=0)

(AWUCSR.AWUEN=0)

ST72344S2 데이터시트(PDF) 67 Page - STMicroelectronics

ST72344S2 데이터시트(HTML) 67 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL