| 전자부품 데이터시트 검색엔진 |
|
ST72344S2 데이터시트(PDF) 84 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72344S2 데이터시트(HTML) 84 Page - STMicroelectronics |
|
84 / 247 page ![]() On-chip peripherals ST72344xx, ST2345xx 84/247 Doc ID 12321 Rev 6 Note: The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared). ● Watchdog reset on Halt option If the watchdog is activated and the watchdog reset on halt option is selected, then the HALT instruction will generate a Reset. 11.1.4 Using Halt mode with the WDG If Halt mode with Watchdog is enabled by option byte (no watchdog reset on HALT instruction), it is recommended before executing the HALT instruction to refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller. 11.1.5 How to program the watchdog timeout Figure 38 shows the linear relationship between the 6-bit value to be loaded in the watchdog counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If more precision is needed, use the formulae in Figure 39. Caution: When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset. Figure 38. Approximate timeout duration Watchdog timeout (ms) @ 8 MHz fOSC2 3F 00 38 128 1.5 65 30 28 20 18 10 08 50 34 18 82 98 114 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |