ST72344S2 datasheet(86/247 Pages) STMICROELECTRONICS

86 / 247 page

On-chip peripherals

ST72344xx, ST2345xx

86/247

Doc ID 12321 Rev 6

Figure 40.

Window watchdog timing diagram

11.1.6

Low-power modes

T6 bit

Reset

WDGWR

T[5:0] CNT downcounter

time

Refresh Window

Refresh not allowed

(step = 16384/fOSC2)

3Fh

Table 37.

Descriptions

Mode

Description

Slow

No effect on Watchdog: the downcounter continues to decrement at normal speed.

Wait

No effect on Watchdog: the downcounter continues to decrement.

Halt

OIE bit in

MCCSR

WDGHALT

bit in

Option Byte

No Watchdog reset is generated. The MCU enters Halt

mode. The Watchdog counter is decremented once and

then stops counting and is no longer able to generate a

watchdog reset until the MCU receives an external

interrupt or a reset.

If an interrupt is received (refer to interrupt table mapping

to see interrupts which can occur in halt mode), the

Watchdog restarts counting after 256 or 4096 CPU clocks.

If a reset is generated, the Watchdog is disabled (reset

state) unless Hardware Watchdog is selected by option

byte. For application recommendations see Section 11.1.8

below.

A reset is generated instead of entering halt mode.

Active-halt

No reset is generated. The MCU enters Active Halt mode.

The Watchdog counter is not decremented. It stop

counting. When the MCU receives an oscillator interrupt or

external interrupt, the Watchdog restarts counting

immediately. When the MCU receives a reset, the

Watchdog restarts counting after 256 or 4096 CPU clocks.

ST72344S2 데이터시트(PDF) 86 Page - STMicroelectronics

ST72344S2 데이터시트(HTML) 86 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL