ST72344S2 datasheet(121/247 Pages) STMICROELECTRONICS

121 / 247 page

ST72344xx, ST2345xx

On-chip peripherals

Doc ID 12321 Rev 6

121/247

Figure 60.

Data clock timing diagram

This figure should not be used as a replacement for parametric information. Refer to Section 13: Electrical

characteristics.

11.4.5

Error flags

Master mode fault (MODF)

Master mode fault occurs when the master device’s SS pin is pulled low.

When a Master mode fault occurs:

●

The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.

●

The SPE bit is reset. This blocks all output from the device and disables the SPI

peripheral.

●

The MSTR bit is reset, thus forcing the device into slave mode.

SCK

MSBit

Bit 6

Bit 5

Bit 4

Bit3

Bit 2

Bit 1

LSBit

MSBit

Bit 6

Bit 5

Bit 4

Bit3

Bit 2

Bit 1

LSBit

MISO

(from master)

MOSI

(from slave)

(to slave)

CAPTURE STROBE

CPHA = 1

MSBit

Bit 6

Bit 5

Bit 4

Bit3

Bit 2

Bit 1

LSBit

MSBit

Bit 6

Bit 5

Bit 4

Bit3

Bit 2

Bit 1

LSBit

MISO

(from master)

MOSI

(to slave)

CAPTURE STROBE

CPHA = 0

(from slave)

(CPOL = 1)

SCK

(CPOL = 0)

SCK

(CPOL = 1)

SCK

(CPOL = 0)

ST72344S2 데이터시트(PDF) 121 Page - STMicroelectronics

ST72344S2 데이터시트(HTML) 121 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL