전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SPEAR600 데이터시트(PDF) 87 Page - STMicroelectronics

부품명 SPEAR600
상세설명  Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR600 데이터시트(HTML) 87 Page - STMicroelectronics

Back Button SPEAR600 Datasheet HTML 83Page - STMicroelectronics SPEAR600 Datasheet HTML 84Page - STMicroelectronics SPEAR600 Datasheet HTML 85Page - STMicroelectronics SPEAR600 Datasheet HTML 86Page - STMicroelectronics SPEAR600 Datasheet HTML 87Page - STMicroelectronics SPEAR600 Datasheet HTML 88Page - STMicroelectronics SPEAR600 Datasheet HTML 89Page - STMicroelectronics SPEAR600 Datasheet HTML 90Page - STMicroelectronics SPEAR600 Datasheet HTML 91Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 97 page
background image
SPEAr600
Timing characteristics
Doc ID 16259 Rev 3
87/97
The Motorola SPI interface is a four-wire interface where SSP_SS signal behaves as a slave
select.
The main feature of the Motorola SPI format is that the inactive state and phase of the
output clock signal are programmable through the CPOL (clock polarity) and CPHA (clock
phase) parameters inside an IP control register.
CPOL, clock polarity:
When CPOL clock polarity control parameter is low, it produces a steady state low
value on the output clock pin. If this parameter is high, a steady state high value is
placed on the output clock pin when data is not being transferred.
CPHA, clock phase:
The CPHA clock phase control parameter selects the clock edge that captures data
and allows it to change state. When CPHA is low, data is captured on the first clock
edge transition after slave selection and is changed on the second clock edge
transition. If the CPHA clock phase control parameter is high, data is captured on the
second clock edge transition after the slave selection and is changed on the first clock
edge transition.
6.8.1
SPI master mode timings (CPHA = 0)
Table 57.
Timing requirements for SPI mode on MISO pad [CPHA = 0]
No
parameters
CPOL
SPI1
SPI2
SPI3
unit
13
Setup time, MISO (input)
valid before SSP_SCLK
(output) rising edge
0
9.563
10.759
10.357
ns
14
Setup time, MISO (input)
valid before SSP_SCLK
(output) falling edge
1
9.632
10.804
10.427
ns
15
Hold time, MISO (input)
valid after SSP_SCLK
(output) rising edge
0
-8.849
-10.112
-9.753
ns
16
Hold time, MISO (input)
valid after SSP_SCLK
(output) falling edge
1
-8.956
-10.149
-9.785
ns
Table 58.
Timing requirements for SPI mode on MOSI pad [CPHA = 0]
No
parameters
CPOL
SPI1
SPI2
SPI3
unit
17
Delay time, SSP_SCLK
(output) falling edge to
MOSI (output) transition
0
-0.675
-1.141
-1.638
ns
18
Delay time, SSP_SCLK
(output) rising edge to
MOSI (output) transition
1
-0.607
-1.097
-1.568
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com