 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
HT67F488 데이터시트(PDF) 97 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT67F488 데이터시트(HTML) 97 Page - Holtek Semiconductor Inc |
|
|
97 / 171 page  Rev. 1.60 97 �ove��e� ��� �016 HT67F488/HT67F489 TinyPowerTM A/D Flash MCU with LCD & EEPROM ACERH Register Bit 7 6 5 4 3 2 1 0 �a�e — — — — — — ACE9 ACE8 R/W — — — — — — R/W R/W POR — — — — — — 1 1 Bit7~2 Unimplemented,readas“0” Bit1 ACE9:DefinePB5isA/Dinputornot 0:NotA/Dinput 1:A/Dinput,AN9 Bit0 ACE8:DefinePE7isA/Dinputornot 0:NotA/Dinput 1:A/Dinput,AN8 A/D Operation TheSTARTbitintheADCR0registerisusedtostartandresettheA/Dconverter.Whenthe microcontrollersetsthisbitfromlowtohighandthenlowagain,ananalogtodigitalconversion cyclewillbeinitiated.WhentheSTARTbitisbroughtfromlowtohighbutnotlowagain,the EOCBbitintheADCR0registerwillbesethighandtheanalogtodigitalconverterwillbereset. ItistheSTARTbitthatisusedtocontroltheoverallstartoperationoftheinternalanalogtodigital converter. TheEOCBbitintheADCR0registerisusedtoindicatewhentheanalogtodigitalconversion processiscomplete.Thisbitwillbeautomaticallysetto“0”bythemicrocontrolleraftera conversioncyclehasended.Inaddition,thecorrespondingA/Dinterruptrequestflagwillbeset intheinterruptcontrolregister,andiftheinterruptsareenabled,anappropriateinternalinterrupt signalwillbegenerated.ThisA/Dinternalinterruptsignalwilldirecttheprogramflowtothe associatedA/Dinternalinterruptaddressforprocessing.IftheA/Dinternalinterruptisdisabled, themicrocontrollercanbeusedtopolltheEOCBbitintheADCR0registertocheckwhetherithas beenclearedasanalternativemethodofdetectingtheendofanA/Dconversioncycle. TheclocksourcefortheA/Dconverter,whichoriginatesfromthesystemclockfSYS,canbechosen tobeeitherfSYSorasubdividedversionoffSYSThedivisionratiovalueisdeterminedbythe ADCK2~ADCK0bitsintheADCR1register. AlthoughtheA/DclocksourceisdeterminedbythesystemclockfSYS,andbybitsADCK2~ADCK0, therearesomelimitationsontheA/Dclocksourcespeedrangethatcanbeselected.Asthe recommendedrangeofpermissibleA/Dclockperiod,tADCK,isfrom0.5μsto10μs,caremustbe takenforselectedsystemclockfrequencies.Forexample,ifthesystemclockoperatesatafrequency of4MHz,theADCK2~ADCK0bitsshouldnotbesetto000Bor110B.DoingsowillgiveA/D clockperiodsthatarelessthantheminimumA/DclockperiodorgreaterthanthemaximumA/D clockperiodwhichmayresultininaccurateA/Dconversionvalues. Refertothefollowingtableforexamples,wherevaluesmarkedwithanasterisk*showwhere, dependinguponthedevice,specialcaremustbetaken,asthevaluesmaybelessthanthespecified minimumA/DClockPeriod. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
