WM8232 datasheet(53/141 Pages) CIRRUS

53 / 141 page

WM8232

Rev 4.6

CLAMP CONFIGURATION

Clamp configuration is the setting for clamp modes and clamp timing configuration in line clamp mode.

See

“Reset Level Clamping (RLC)” section and “CDS/Non-CDS Processing” section for details of

configuring this register.

TG enabled: This must be enabled when AGC function is used.

Line clamp configuration: Line clamp operation is enabled during CLAMP_RISE ~ CLAMP_FALL

period. Also, the source follower should be set to prevent clamp voltage drop in line clamp mode.

Pixel clamp (Bit clamp) mode: The pixel clamping is enabled during RSMP = high period. This mode

can be used in CDS operation only.

0x04[1]

CLPMD=1

0x05[1] SF_INP

0x05[0] SF_VRLC

Source follower

configuration (*2)

Clamp timing

configuration

0xB9,0xBA CLAMP_RISE

0xBB,0xBC CLAMP_FALL

Clamp configuration

Pixel clamp mode (*3)

Clamp mode

selection

0x04[1]

CLPMD=0

Line length

configuration

enabled

0xA1,0xA2 LLENGTH

0xA0[0] TG_EN

TG mode

selection

Master mode

0xA0[1] TGMD=1

Slave mode

0xA0[1] TGMD=0

TG enabled (*1)

Line clamp configuration

Bit clamp

Line clamp

Figure 42 Clamp Configuration

Notes:

1. This must be set when Line clamp is used.

2. SF_INP and SF_VRLC must be set both when source follower enabled

3. Pixel clamp can be used in CDS operation only.

WM8232 데이터시트(PDF) 53 Page - Cirrus Logic

WM8232 데이터시트(HTML) 53 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL