WM8232 datasheet(75/141 Pages) CIRRUS

75 / 141 page

WM8232

Rev 4.6

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

REFER TO

R19 (13h)

CMOS

drivability

control 7

6:4

OC2_DRV[2:0]

000

CMOS output (OC2) drivability

000: Hi-Z

001: 1mA

010: 2mA

011: 3mA

100: 4mA

101: 5mA

110/111: 6mA

2:0

OC1_DRV[2:0]

000

CMOS output (OC1) drivability

000: Hi-Z

001: 1mA

010: 2mA

011: 3mA

100: 4mA

101: 5mA

110/111: 6mA

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

REFER TO

R20 (14h)

PG config

PGMARCH

pattern generator marching mode enable

0 = controlled by PGPAT

1 = marching pattern

6:5

PGPAT[1:0]

select pattern generator output

00 = fixed value

01 = vertical ramp

10 = horizontal ramp

11 = patch

PGINV

invert pattern generator output

0 = normal

1 = invert

SEL_PGZ

select output of pattern generator (IN3)

0 = normal ouput

1 = output generated digital pattern instead of ADC outputs

SEL_PGY

select output of pattern generator (IN2)

0 = normal ouput

1 = output generated digital pattern instead of ADC outputs

SEL_PGX

select output of pattern generator (IN1)

0 = normal ouput

1 = output generated digital pattern instead of ADC outputs

PGEN

enable pattern generator

0 = disable

1 = enable

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

REFER TO

R21 (15h)

PGCODE

LSB

7:0

PGLEVEL[7:0]

0000_0000

parameter of pattern generator

WM8232 데이터시트(PDF) 75 Page - Cirrus Logic

WM8232 데이터시트(HTML) 75 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL