| 전자부품 데이터시트 검색엔진 |
|
WM8232 데이터시트(PDF) 35 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8232 데이터시트(HTML) 35 Page - Cirrus Logic |
|
35 / 141 page ![]() WM8232 Rev 4.6 35 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R176 (B0h) – R177 (B1h) 5:0 DEL_PCK*[1:0] 00 control delay for pulse output 00 = 0nsec, 01 = 1nsec, 10 = 2nsec, 11 = 3nsec R135 (81h) – R146 (92h) 5:0 CLK*_RISE[5:0] CLK* rise edge (0 to 59) 5:0 CLK*_FALL[5:0] CLK* fall edge (0 to 59) TG MASTER MODE OPERATION In master mode, line length is defined by LLENGTH register. master L=LLENGTH[14:0] Datatrig(Internal) Datatrig (LVDS/CMOS output) TGCK TGEN(Serial I/F) Pixel counter TGSYNC(Output) tTRIGD pixcnt=0 pixcnt=0 pixcnt=0 POn(Internal) CLKn(TG pulse out) FLAGPIX=P1 TPn=P1 TPm=P2 tPCKD PO_ Flag (LVDS/CMOS out) tTRIGD VSMP TGCK 2*tPER/60 VSMP Figure 22 Master Mode Pixel Counter and Line Start Timing TG SLAVE MODE OPERATION In slave mode, line length depends on TGSYNC input. The pixel counter is reset by TGSYNC input. slave TGSYNC(Input) 32767 0 tTRIGD TGCK TGEN(Serial I/F) Linestart(Internal) Pixel counter tCOUNTD pixcnt=0 pixcnt=0 pixcnt=0 Q=OFFSET[3:0] FLAGPIX=P1 tSCKSY TGCK TGSYNC tSYH Flag(Internal) Flag (LVDS/CMOS out) TPn=P1 POn(Internal) TPm=P2 CLKn(TG pulse out) tPCKD PO_Flag (LVDS/CMOS out) tTRIGD VSMP 2*tPER/60 VSMP tSYH tSYL Figure 23 Slave Mode Pixel Counter and Line Start Timing |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |