| 전자부품 데이터시트 검색엔진 |
|
PC87372 데이터시트(PDF) 23 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87372 데이터시트(HTML) 23 Page - National Semiconductor (TI) |
|
23 / 144 page ![]() 1.0 Signal/Pin Connection and Description (Continued) 23 www.national.com Revision 1.2 Keyboard and Mouse Controller (KBC) KBRST 7 VDD3 PU30 GA20 5 VDD3 PU30 System Wake-Up Control (SWC) SIOPME 99 VSB3 PU30 Programmable1 General-Purpose Input/Output (GPIO) Ports GPIOE00-07 106-103, 108, 109, 111, 112 VSB3 PU30 Programmable2 GPIOE10-13 116, 114, 115, 113 VSB3 PU30 Programmable2 GPIO14 101 VSB3 PU30 Programmable2 Glue Functions PWRGD_PS 82 VSB3 PU90 CPU_PRESENT 83 VSB3 PU90 FPRST 75 VSB3 PU90 PRIMARY_HD 67 VDD3 PU90 SECONDARY_HD 68 VDD3 PU90 SCSI 69 VDD3 PU90 Strap Configuration BADDR 30 VDD3 PU30 Strap3 TRIS 26 VDD3 PU30 Strap3 TEST 27 VDD3 PU30 Strap3 1. Enabled only when the OD6 buffer type is selected (OD6 is the default at reset). 2. Default at reset: disabled. 3. Active only during VDD Power-Up reset. Table 3. Internal Pull-Up and Pull-Down Resistors (Continued) Signal Pin(s) Power Well Type Comments |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |