PC87372 datasheet(87/144 Pages) NSC

87 / 144 page

6.0 System Wake-Up Control (SWC) (Continued)

www.national.com

Revision 1.2

6.4.4

General-Purpose Status 1 Register 0 (GPE1_STS_0)

This register contains “child” events 0-7 of the GPE1_STS register.

The status bits behave according to the Sticky Status Bit definition in the ACPI Specification (i.e., the bit is set when the

hardware signal is high and is only cleared by the software writing 1 to it).

Power Well: VSB3

Location:

Offset 08h

Type:

R/W1C

6.4.5

General-Purpose Status 1 Register 1 (GPE1_STS_1)

This register contains “child” events 8-15 of the GPE1_STS register.

The status bits behave according to the Sticky Status Bit definition in the ACPI Specification (i.e., the bit is set when the

hardware signal is high and is only cleared by the software writing 1 to it).

Power Well: VSB3

Location:

Offset 09h

Type:

R/W1C

Bit

76543210

Name

GPIOE07

_STS

GPIOE06

_STS

GPIOE05

_STS

GPIOE04

_STS

GPIOE03

_STS

GPIOE02

_STS

GPIOE01

_STS

GPIOE00

_STS

Reset

00000000

Bit

Description

GPIOE07_STS (GPIOE07 Event Status). Indicates that an active event has been detected at pin 7 of GPIOE

Port 0. The event has programmable polarity and the debounce option (see Section 5.3 on page 65). The bit is

set by an active level at the GPIOE07 pin. Writing 1 clears this bit; writing 0 is ignored.

0: Inactive since last cleared (default)

1: An active event has occurred

6-0

GPIOE06_STS to GPIOE00_STS (GPIOE06 to GPIOE00 Event Status). Same as above for pins 6-0 of GPIOE

Port 0.

Bit

76543210

Name

Reserved

GPIOE13

_STS

GPIOE12

_STS

GPIOE11

_STS

GPIOE10

_STS

Reset

00000000

Bit

Description

7-4

Reserved.

GPIOE13_STS (GPIO13 Event Status). Indicates that an active event has been detected at pin 3 of GPIOE

Port 1. The event has programmable polarity and the debounce option (see Section 5.3 on page 65). The bit is

set by an active level at the GPIOE13 pin. Writing 1 clears this bit; writing 0 is ignored.

0: Inactive since last cleared (default)

1: An active event has occurred

2-0

GPIOE12_STS to GPIOE10_STS (GPIOE12 to GPIOE10 Event Status). Same as above for pins 2-0 of GPIOE

Port 1.

PC87372 데이터시트(PDF) 87 Page - National Semiconductor (TI)

PC87372 데이터시트(HTML) 87 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL