PC87372 datasheet(126/144 Pages) NSC

126 / 144 page

10.0 Device Characteristics (Continued)

126

www.national.com

Revision 1.2

8. Output from SLCT, BUSY_WAIT (and PE if bit 2 of PP Confg0 register is 0) is open-drain in all SPP modes except in

SPP-Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is 1.

Otherwise, output from these signals is level 2. External 4.7 K

Ω pull-up resistors should be used.

9. Output from ACK, ERR (and PE if bit 2 of PP Confg0 register is set to 1) is open-drain in all SPP modes except in SPP-

Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is set to 1.

Otherwise, output from these signals is level 2. External 4.7 K

Ω pull-up resistors should be used.

10. Output from STB, AFD, INIT and SLIN is open-drain in all SPP modes, except in SPP-Compatible mode when the setup

mode is ECP-based (FIFO). Otherwise, output from these signals is level 2. External 4.7 K

Ω pull-up resistors should be

used.

11. IOH is valid for a GPIO pin only when it is not configured as open-drain.

12. In XOR Tree mode, the buffer type of the input pins participating in the XOR Tree (see Section 2.4.2 on page 29) is INT

(Input, TTL compatible), regardless of the buffer type of these pins in normal device operation mode (see Section 1.4 on

page 14)

10.2.12

Terminology

Back-Drive Protection. A pin that is back-drive protected does not sink current into the supply when an input voltage higher

than the supply, but below the pin’s maximum input voltage, is applied to the pin. This is true even when the supply is inac-

tive. Note that active pull-up resistors and active output buffers are typically not back-drive protected.

5-Volt Tolerance. An input signal that is 5V tolerant can operate with input voltage of up to 5V even though the supply to

the device is only 3.3V. The actual maximum input voltage allowed to be supplied to the pin is indicated by the maximum

high voltage allowed for the input buffer. Note that some pins have multiple buffers, not all of which are 5V tolerant. In such

cases, there is a note that indicates at what conditions a 5V input may be applied to the pin; if there is no note, the low max-

imum voltage among the buffers is the maximum voltage allowed for the pin.

PC87372 데이터시트(PDF) 126 Page - National Semiconductor (TI)