전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8602SEDS/V 데이터시트(PDF) 35 Page - Wolfson Microelectronics plc

부품명 WM8602SEDS/V
상세설명  2.1 CHANNEL PWM CONTROLLER
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8602SEDS/V 데이터시트(HTML) 35 Page - Wolfson Microelectronics plc

Back Button WM8602SEDS/V Datasheet HTML 31Page - Wolfson Microelectronics plc WM8602SEDS/V Datasheet HTML 32Page - Wolfson Microelectronics plc WM8602SEDS/V Datasheet HTML 33Page - Wolfson Microelectronics plc WM8602SEDS/V Datasheet HTML 34Page - Wolfson Microelectronics plc WM8602SEDS/V Datasheet HTML 35Page - Wolfson Microelectronics plc WM8602SEDS/V Datasheet HTML 36Page - Wolfson Microelectronics plc WM8602SEDS/V Datasheet HTML 37Page - Wolfson Microelectronics plc WM8602SEDS/V Datasheet HTML 38Page - Wolfson Microelectronics plc WM8602SEDS/V Datasheet HTML 39Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 46 page
background image
Product Preview
WM8602
w
PP Rev 1.5 May 2004
35
PCM TO PWM CONVERTER
The PCM to PWM converter converters the Pulse-Code Modulated (PCM) signal into a highly linear
Pulse-Width Modulated (PWM) signal. Table 44 defines the Pulse Repetition Frequency, (PRF),
output clock rate (OBCLK) and minimum pulse width for each supported sampling frequency.
t
PWMP
t
PWMP
t
PWMM
t
PWMM
t
OBCLK
Figure 22 PCM to PWM Converter
The PRF Frequency (TPWMP) of the Sub-woofer channel is half of the frequency defined in Table 44
in order to reduce power dissipation in the output stage.
PRF
(1/TPWMP)
Main Channel
SUB
OUTPUT BITCLOCK
FREQUENCY
(1/TOBCLK)
MINIMUM PULSE
WIDTH (TPWMM)
SAMPLING
FREQUENCY
[kHz]
[kHz]
[MHz]
[ns]
32kHz
384
192
98.304
122
44.1kHz
352.8
176.4
90.3168
133
48kHz
384
192
98.304
122
88.2kHz
352.8
176.4
90.3168
133
96kHz
384
192
98.304
122
176.4kHz
352.8
176.4
90.3168
133
192kHz
384
192
98.304
122
Table 44 Output Bitclock Frequency
Notes:
1.
The correct Output Bitclock Frequency (TOBCLK) is generated by the built-in PLL of the WM8602
device. The incoming clock must meet the jitter specification defined in Table 3.
OUTPUT PHASE
The Phase control word determines whether the output of each channel is non-inverted or inverted.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
Bit
Channel
Phase
0
L
1 = invert
1
R
1 = invert
R26 (1Ah)
Output Phase
6:0
PH[6:0]
0000000
6
SUB
1 = invert
Table 45 Phase



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com