| 전자부품 데이터시트 검색엔진 |
|
MB9BF412RPMC-G-JNE2 데이터시트(PDF) 44 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB9BF412RPMC-G-JNE2 데이터시트(HTML) 44 Page - Cypress Semiconductor |
|
44 / 112 page ![]() Document Number: 002-05615 Rev. *D Page 44 of 112 MB9B410R Series Type Circuit Remarks I − CMOS level output − CMOS level hysteresis input − With pull-up resistor control − 5 V tolerant − With standby mode control − IOH = -4 mA, IOL = 4 mA − Available to control of PZR registers. − When this pin is used as an I2C pin, the digital output P-ch transistor is always off J CMOS level hysteresis input P-ch P-ch N-ch R Digital output Digital output Pull-up resistor control Digital input Standby mode Control Mode input |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |