전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56857 데이터시트(PDF) 345 Page - Freescale Semiconductor, Inc

부품명 DSP56857
상세설명  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 데이터시트(HTML) 345 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 341Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 342Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 343Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 344Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 345Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 346Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 347Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 348Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 349Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 345 / 662 page
background image
Register Descriptions (ESSI0_BASE = $1FFE20, ESSI1_BASE = $1FFE00)
Enhanced Synchronous Serial Interface (ESSI), Rev. 4
Freescale Semiconductor
12-45
12.8.9.5 Transmit DMA Enable (TDMAE)—Bit 11
This bit allows the ESSI to request a DMA transfer for the next data to transmit.
If the transmit FIFO is disabled:
•
0 = No DMA transfer is requested.
•
1 = A DMA request is generated when the ESSI Transmit Data Empty (TDE) bit is set.
If the transmit FIFO is enabled:
•
0 = No DMA transfer is requested.
•
1 = A DMA request is generated when the ESSI Transmit FIFO Empty (TFE) bit in the
SSR is set. The Transmit FIFO Empty Watermark bit can be set to any level. The FIFO is
then filled to the indicated level by the DMA controller so data is readily available in the
ESSI.
Transmit Interrupt Enable (TIE) has higher priority than Transmit DMA Enable (TDMAE). For
example, if TIE is set, an interrupt is generated to the CPU instead of DMA.
Note:
If more than one transmit channel is enabled, a DMA channel is required for each
transmitter.
Note:
If DMA is not supported on the chip, this bit has no meaning and should always be
cleared.
12.8.9.6 Receive Frame Sync Invert (RFSI)—Bit 10
This bit selects the logic of frame sync I/O for the receive section.
•
0 = Frame sync is active high.
•
1 = Frame sync is active low.
12.8.9.7 Receive Frame Sync Length (RFSL)—Bit 9
This bit selects the length of the frame sync signal to be generated or recognized for the receive
section.
Please note the first portion of Figure 12-21 for an example timing diagram of the frame sync
options.
•
0 = A one-word long frame sync is selected. The length of a word-long frame sync is the
same as the length of the data word selected by WL.
•
1 = A one-bit long frame sync is selected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com