전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DSP56857 데이터시트(PDF) 560 Page - Freescale Semiconductor, Inc

부품명 DSP56857
상세설명  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 데이터시트(HTML) 560 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 556Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 557Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 558Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 559Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 560Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 561Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 562Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 563Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 564Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 560 / 662 page
background image
Application:
Date:
Programmer:
Sheet
C
5685X Digital Signal Controller User Manual, Rev. 4
B-58
Freescale Semiconductor
6 of 9
SCI
SCI Status Register (SCISR)
SCI Status Register
(SCISR)
Base + $3
Bits
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read TDRE TIDLE RDRF RIDLE OR
NF
FE
PF
0
0
0
0
0
0
0
RAF
Write
Reset
00
00
00
00
00
00
00
00
Bits
Name
Description
15
TDRE
Transmit Data Register Empty
This bit is set when the transmit shift register receives a character from the SCI Data Register
(SCIDR). Clear TDRE by reading SCISR with TDRE set and then writing to SCI data register in
normal mode or by writing the SCIDR with TDE set.
0
No character transferred to transmit shift register
1
Character transferred to transmit shift register; transmit data register empty
14
TIDLE
Transmitter llde
This bit is set when the TDRE flag is set and not data, preamble, or break character is being
transmitted. When TIDLE is set, the TXD pin becomes idle (Logic 1). Clear TIDLE by reading the
SCI Status Register (SCISR) with TIDLE set and then writing to the SCI Data Register (SCIDR).
TIDLE is not generated when a data character, a preamble, or a break is queued and ready to be
sent.
0
Transmission in progress
1
No transmission in progress
13
RDRF
Receive Data Register Full
This bit is set when the data in the receive shift register transfers to the SCI Data Register (SCIDR)
Clear RDRF by reading the SCI Status Register (SCISR) with RDRF set and then reading the SCI
data register in normal mode or by reading the SCIDR with RDE set.
0
Data not available in SCI data register
1
Received data available in SCI data register
denotes Reserved Bits
See the following page for continuation of this register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com