전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

845GL 데이터시트(PDF) 81 Page - Intel Corporation

부품명 845GL
상세설명  Intel 82845G/82845GL/82845GV Graphics and Memory Controller Hub (GMCH)
PDF  193 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTEL [Intel Corporation]
홈페이지  http://www.intel.com
Logo INTEL - Intel Corporation

845GL 데이터시트(HTML) 81 Page - Intel Corporation

Back Button 845GL Datasheet HTML 77Page - Intel Corporation 845GL Datasheet HTML 78Page - Intel Corporation 845GL Datasheet HTML 79Page - Intel Corporation 845GL Datasheet HTML 80Page - Intel Corporation 845GL Datasheet HTML 81Page - Intel Corporation 845GL Datasheet HTML 82Page - Intel Corporation 845GL Datasheet HTML 83Page - Intel Corporation 845GL Datasheet HTML 84Page - Intel Corporation 845GL Datasheet HTML 85Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 193 page
background image
Intel® 82845G/82845GL/82845GV GMCH Datasheet
81
Register Description
3.5.2.4
PCISTS1—PCI Status Register (Device 1)
Address Offset:
06–07h
Default Value:
00A0h
Access:
RO, R/WC
Size:
16 bits
PCISTS1 is a 16-bit status register that reports the occurrence of error conditions associated with
primary side of the “virtual” PCI-to-PCI bridge embedded within the GMCH.
Bit
Description
15
Detected Parity Error (DPE)—RO.
Hardwired to 0. Parity is not supported on the primary side of
this device.
14
Signaled System Error (SSE)—R/WC.
0 = Software clears this bit by writing a 1 to it.
1 = This bit is set to 1 when GMCH Device 1 generates an SERR message over the hub interface
for any enabled Device 1 error condition. Device 1 error conditions are enabled in the
ERRCMD, PCICMD1 and BCTRL1 registers. Device 1 error flags are read/reset from the
ERRSTS and SSTS1 register.
13
Received Master Abort Status (RMAS)—RO.
Hardwired to 0. The concept of a master abort does
not exist on primary side of this device.
12
Received Target Abort Status (RTAS)—RO.
Hardwired to 0. The concept of a target abort does
not exist on primary side of this device. T
11
Signaled Target Abort Status (STAS)—RO.
Hardwired to 0. The concept of a target abort does not
exist on primary side of this device.
10:9
DEVSEL# Timing (DEVT)—RO.
Hardwired to 00. The GMCH does not support subtractive
decoding devices on bus 0. This bit field is therefore hardwired to 00 to indicate that Device 1 uses
the fastest possible decode.
8
Data Parity Detected (DPD)—RO.
Hardwired to 0. Parity is not supported on the primary side of
this device.
7
Fast Back-to-Back (FB2B)—RO.
Hardwired to 1. This indicates that the AGP/PCI_B interface
always supports fast back to back writes.
6
Reserved.
5
66/60MHz Capability (CAP66)—RO.
Hardwired to 1. The AGP/PCI bus is 66 MHz capable.
4:0
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com