 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
845GL 데이터시트(PDF) 54 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
845GL 데이터시트(HTML) 54 Page - Intel Corporation |
|
|
54 / 193 page  Register Description 54 Intel® 82845G/82845GL/82845GV GMCH Datasheet 3.5.1.8 MLT —Master Latency Timer Register (Device 0) Address Offset: 0Dh Default Value: 00h Access: RO Size: 8 bits Device 0 in the GMCH is not a PCI master. Therefore this register is not implemented. 3.5.1.9 HDR —Header Type Register (Device 0) Address Offset: 0Eh Default Value: 00h Access: RO Size: 8 bits This register identifies the header layout of the configuration space. No physical register exists at this location. Bit Description 7:0 Reserved. Bit Description 7:0 PCI Header (HDR). This field always returns 0 to indicate that the GMCH is a single function device with standard header layout. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
