| 전자부품 데이터시트 검색엔진 |
|
STM8S 데이터시트(PDF) 442 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S 데이터시트(HTML) 442 Page - STMicroelectronics |
|
442 / 467 page ![]() Analog/digital converter (ADC) RM0016 442/467 DocID14587 Rev 14 24.11.2 ADC data buffer register x low (ADC_DBxRL) (x=or 0..7 or 0..9) Address offset: 0x01 + 2 * channel number Reset value: 0x00 Note: Data buffer registers are not available for ADC2. The data buffer size and base address are device dependent and are specified in the corresponding datasheet. Note that the data buffer registers and the other ADC registers have different base addresses. 7 654 3210 DBL[7:0] r rrr rrrr Bits 7:0 DBL[7:0] Data bits low These bits are set/reset by hardware and are read only. When the ADC is in buffered continuous or scan mode, they contain the low part of the A/D conversion result, in right-aligned or left-aligned format depending on the ALIGN bit. Left Data Alignment These bits contain the (eight ADC data width) LSB bits of the converted data. Remaining bits of the register are tied to zero. See Figure 165. Right Data Alignment These bits contain the eight LSB bits of the converted data. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |