STM8S datasheet(447/467 Pages) STMICROELECTRONICS

447 / 467 page

DocID14587 Rev 14

447/467

RM0016

Analog/digital converter (ADC)

454

24.11.7

ADC data register high (ADC_DRH)

Address offset: 0x24

Reset value: 0xXX

24.11.8

ADC data register low (ADC_DRL)

Address offset: 0x25

Reset value: 0xXX

654

3210

DH[7:0]

rrr

rrrr

Bits 7:0 DH[7:0] Data bits high

These bits are set/reset by hardware and are read only. When the ADC is in single or non-buffered

continuous mode, they contain the high part of the converted data, in right-aligned or left-aligned

format depending on the ALIGN bit.

– Left Data Alignment

These bits contain the 8 MSB bits of the converted data. The MSB must be read first before reading

the LSB (see Section 24.9: Reading the conversion result

and Figure 165.)

– Right Data Alignment

These bits contain the (ADC data width - 8) MSB bits of the converted data. Remaining bits are tied

to zero.

See Figure 164.

654

3210

DL[7:0]

rrr

rrrr

Bits 7:0 DL[7:0] Data bits low

These bits are set/reset by hardware and are read only. When the ADC is in single or non-buffered

continuous mode, they contain the low part of the A/D conversion result, in right-aligned or left-

aligned format depending on the ALIGN bit.

– Left Data Alignment

These bits contain the (ADC data width - 8) LSB bits of the converted data, remaining bits of the

See Figure 165.

– Right Data Alignment

These bits contain the 8 LSB bits of the converted data. The LSB must be read first before reading

the MSB (see Section 24.9: Reading the conversion result

and Figure 164.)

STM8S 데이터시트(PDF) 447 Page - STMicroelectronics

STM8S 데이터시트(HTML) 447 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL