전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STM8S 데이터시트(PDF) 157 Page - STMicroelectronics

부품명 STM8S
상세설명  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S 데이터시트(HTML) 157 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 153Page - STMicroelectronics STM8S Datasheet HTML 154Page - STMicroelectronics STM8S Datasheet HTML 155Page - STMicroelectronics STM8S Datasheet HTML 156Page - STMicroelectronics STM8S Datasheet HTML 157Page - STMicroelectronics STM8S Datasheet HTML 158Page - STMicroelectronics STM8S Datasheet HTML 159Page - STMicroelectronics STM8S Datasheet HTML 160Page - STMicroelectronics STM8S Datasheet HTML 161Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 157 / 467 page
background image
DocID14587 Rev 14
157/467
RM0016
16-bit advanced control timer (TIM1)
261
Trigger gated mode
The counter can be enabled depending on the level of a selected input.
Example
Use the following procedure to enable the up-counter when TI1 input is low:
1.
Configure channel 1 to detect low levels on TI1. Configure the input filter duration (IC1F
= 0000). The capture prescaler is not used for triggering and does not need to be
configured. The CC1S bits select the input capture source and do not need to be
configured either. Write CC1P = 1 in the TIM1_CCER1 register to validate the polarity
(and detect low level).
2.
Configure the timer in trigger gated mode by writing SMS = 101 in the TIM1_SMCR
register. Select TI1 as the input source by writing TS = 101 in the TIM1_SMCR register.
3.
Enable the counter by writing CEN = 1 in the TIM1_CR1 register (in trigger gated
mode, the counter does not start if CEN = 0 irrespective of the trigger input level).
The counter starts counting on the internal clock as long as TI1 is low. It stops as soon as
TI1 becomes high. The TIF flag is set when the counter starts or stops.
The delay between the rising edge on TI1 and the actual reset of the counter is due to the
resynchronization circuit on TI1 input.
Figure 51. Control circuit in trigger gated mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com