전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM8S 데이터시트(PDF) 188 Page - STMicroelectronics

부품명 STM8S
상세설명  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S 데이터시트(HTML) 188 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 184Page - STMicroelectronics STM8S Datasheet HTML 185Page - STMicroelectronics STM8S Datasheet HTML 186Page - STMicroelectronics STM8S Datasheet HTML 187Page - STMicroelectronics STM8S Datasheet HTML 188Page - STMicroelectronics STM8S Datasheet HTML 189Page - STMicroelectronics STM8S Datasheet HTML 190Page - STMicroelectronics STM8S Datasheet HTML 191Page - STMicroelectronics STM8S Datasheet HTML 192Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 188 / 467 page
background image
16-bit advanced control timer (TIM1)
RM0016
188/467
DocID14587 Rev 14
17.7
TIM1 registers
17.7.1
Control register 1 (TIM1_CR1)
Address offset: 0x00
Reset value: 0x00
7
654
3210
ARPE
CMS[1:0]
DIR
OPM
URS
UDIS
CEN
rw
rw
rw
rw
rw
rw
rw
rw
Bit 7 ARPE: Auto-reload preload enable
0: TIM1_ARR register is not buffered through a preload register. It can be written directly
1: TIM1_ARR register is buffered through a preload register
Bits 6:5 CMS[1:0]: Center-aligned mode selection
00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
01: Center-aligned mode 1. The counter counts up and down alternately. Output compare interrupt
flags of channels configured in output (CCiS = 00 in TIM1_CCMRi registers) are set only when the
counter is counting down.
10: Center-aligned mode 2. The counter counts up and down alternately. Output compare interrupt
flags of channels configured in output (CCiS = 00 in CCMRi registers) are set only when the counter
is counting up.
11: Center-aligned mode 3. The counter counts up and down alternately. Output compare interrupt
flags of channels configured in output (CCiS = 00 in TIM1_CCMRi registers) are set both when the
counter is counting up and down.
Note: It is not allowed to switch from edge-aligned mode to center-aligned mode while the counter is
enabled (CEN = 1)
Encoder mode (SMS = 001, 010 or 011 in TIM1_SMCR register) must be disabled in center-
aligned mode.
Bit 4 DIR: Direction
0: Counter used as up-counter
1: Counter used as down-counter
Note: This bit is read-only when the timer is configured in center-aligned mode or encoder mode.
Bit 3 OPM: One-pulse mode
0: Counter is not stopped at update event
1: Counter stops counting at the next update event (clearing the CEN bit)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com