전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM8S 데이터시트(PDF) 231 Page - STMicroelectronics

부품명 STM8S
상세설명  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S 데이터시트(HTML) 231 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 227Page - STMicroelectronics STM8S Datasheet HTML 228Page - STMicroelectronics STM8S Datasheet HTML 229Page - STMicroelectronics STM8S Datasheet HTML 230Page - STMicroelectronics STM8S Datasheet HTML 231Page - STMicroelectronics STM8S Datasheet HTML 232Page - STMicroelectronics STM8S Datasheet HTML 233Page - STMicroelectronics STM8S Datasheet HTML 234Page - STMicroelectronics STM8S Datasheet HTML 235Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 231 / 467 page
background image
DocID14587 Rev 14
231/467
RM0016
16-bit general purpose timers (TIM2, TIM3, TIM5)
261
18.6.3
Slave mode control register (TIM5_SMCR)
Address offset: 0x02
Reset value: 0x00
Note:
This register is only available in TIM5, see Table 42 on page 250.
7
654
3210
MSM
TS[2:0]
Reserved
SMS[2:0]
rw
rw
rw
rw
r
rw
rw
rw
Bit 7 MSM Master/slave mode
0: No action
1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization
between timers (through TRGO).
Bits 6:4 TS[2:0] Trigger selection
This bit field selects the trigger input to be used to synchronize the counter.
000: Internal trigger ITR0 connected to TIM6 TRGO (*)
001: Internal trigger ITR1 connected to TIM6 TRGO (*)
010: Reserved
011: Reserved
100: Reserved
101: Reserved
110: Reserved
111: Reserved
(*) 8K low-density devices unless otherwise specified.
Note: These bits must only be changed when they are not used (e.g. when SMS = 000) to avoid
wrong edge detections at the transition.
Bit 3 Reserved.
Bits 2:0 SMS[2:0] Clock/trigger/slave mode selection
When external signals are selected, the active edge of the trigger signal (TRGI) is linked to the
polarity selected on the external input (see Input Control register and Control Register description).
000: Clock/trigger controller disabled - if CEN = 1 then the prescaler is clocked directly by the
internal clock.
001, 010 and 011: Reserved
100: Trigger reset mode - Rising edge of the selected trigger signal (TRGI) reinitializes the counter
and generates an update of the registers.
101: Gated mode - The counter clock is enabled when the trigger signal (TRGI) is high. The counter
stops (but is not reset) as soon as the trigger becomes low. Both the start and stop of the counter are
controlled.
110: Trigger mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only
the start of the counter is controlled.
111: External clock mode 1 - Rising edges of the selected trigger (TRGI) clock the counter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com