전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32H723VG 데이터시트(PDF) 150 Page - STMicroelectronics

부품명 STM32H723VG
상세설명  32-bit Arm® Cortex®-M7 550 MHz MCU, up to 1 MB Flash memory, 564 KB RAM, 35 comms peripherals and analog interfaces
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H723VG 데이터시트(HTML) 150 Page - STMicroelectronics

Back Button STM32H723VG Datasheet HTML 146Page - STMicroelectronics STM32H723VG Datasheet HTML 147Page - STMicroelectronics STM32H723VG Datasheet HTML 148Page - STMicroelectronics STM32H723VG Datasheet HTML 149Page - STMicroelectronics STM32H723VG Datasheet HTML 150Page - STMicroelectronics STM32H723VG Datasheet HTML 151Page - STMicroelectronics STM32H723VG Datasheet HTML 152Page - STMicroelectronics STM32H723VG Datasheet HTML 153Page - STMicroelectronics STM32H723VG Datasheet HTML 154Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 227 page
background image
Electrical characteristics
STM32H723xE/G
150/227
DS13313 Rev 2
6.3.19
Octo-SPI interface characteristics
Unless otherwise specified, the parameters given in Table 75 and Table 77 for OCTOSPI
are derived from tests performed under the ambient temperature, fHCLK frequency and VDD
supply voltage conditions summarized in Table 12: General operating conditions, with the
following configuration:
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Measurement points are done at CMOS levels: 0.5VDD
•
IO Compensation cell activated.
•
HSLV activated when VDD ≤ 2.5 V
•
VOS level set to VOS0
Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate
function characteristics.
Table 74. LPSDR SDRAM Write timings(1)
1. Guaranteed by characterization results.
Symbol
Parameter
Min
Max
Unit
tw(SDCLK)
FMC_SDCLK period
2Tfmc_ker_ck – 0.5 2Tfmc_ker_ck+0.5
ns
td(SDCLKL _Data)
Data output valid time
-
2
th(SDCLKL _Data)
Data output hold time
0
-
td(SDCLKL_Add)
Address valid time
-
2.5
td(SDCLKL-SDNWE)
SDNWE valid time
-
2
th(SDCLKL-SDNWE)
SDNWE hold time
0
-
td(SDCLKL- SDNE)
Chip select valid time
-
1.5(2)(3)
2. Using PC2 I/O adds 4 ns to this timing.
3. Using PC2_C I/O adds 16.5 ns to this timing.
th(SDCLKL- SDNE)
Chip select hold time
0
-
td(SDCLKL-SDNRAS)
SDNRAS valid time
-
1
th(SDCLKL-SDNRAS)
SDNRAS hold time
0
-
td(SDCLKL-SDNCAS)
SDNCAS valid time
-
2
td(SDCLKL-SDNCAS)
SDNCAS hold time
0.5
-
Table 75. OCTOSPI characteristics in SDR mode(1)(2)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
F(CLK)
OCTOSPI clock frequency
1.71 V < VDD < 3.6 V,
VOS0,
CLOAD = 15 pF
--
92
MHz
1.71 V < VDD < 3.6 V,
VOS0, CLOAD =20 pF
--
90
2.7 V < VDD < 3.6 V,
VOS0,
CLOAD = 20 pF
-
-
140



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com