| 전자부품 데이터시트 검색엔진 |
|
STM32H723VG 데이터시트(PDF) 151 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H723VG 데이터시트(HTML) 151 Page - STMicroelectronics |
|
151 / 227 page ![]() DS13313 Rev 2 151/227 STM32H723xE/G Electrical characteristics 208 Figure 32. OCTOSPI SDR read/write timing diagram tw(CKH) OCTOSPI clock high and low time, even division PRESCALER[7:0] = n = 0,1,3,5 t(CK)/2 - t(CK)/2+1 ns tw(CKL) t(CK)/2–1 - t(CK)/2 tw(CKH) OCTOSPI clock high and low time, odd division PRESCALER[7:0] = n = 2,4,6,8 (n/2)*t(CK)/ (n+1) - (n/2)*t(CK)/ (n+1)+1 tw(CKL) (n/2+1)*t(CK)/ (n+1)–1 - (n/2+1)*t(CK) /(n+1) ts(IN)(3) Data input setup time - 3.0 - - th(IN)(3) Data input hold time - 1.5 - - tv(OUT) Data output valid time - - 0.5 1(4) th(OUT) Data output hold time - 0 - - 1. All values apply to Octal and Quad-SPI mode. 2. Guaranteed by characterization results. 3. Delay block bypassed. 4. Using PC2 or PC3 I/O in the data bus adds 4 ns to this timing value. Table 75. OCTOSPI characteristics in SDR mode(1)(2) (continued) Symbol Parameter Conditions Min Typ Max Unit MSv36878V1 Data output D0 D1 D2 Clock Data input D0 D1 D2 t(CK) tw(CKH) tw(CKL) tr(CK) tf(CK) ts(IN) th(IN) tv(OUT) th(OUT) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |