HCS08 datasheet(74/374 Pages) NXP

74 / 374 page

Chapter 5 Resets, Interrupts, and System Configuration

MC9S08JM60 Series Data Sheet, Rev. 5

Freescale Semiconductor

5.7.3

System Background Debug Force Reset Register (SBDFR)

This register contains a single write-only control bit. A serial background command such as

WRITE_BYTE must be used to write to SBDFR. Attempts to write this register from a user program are

ignored. Reads always return 0x00.

5.7.4

System Options Register 1 (SOPT1)

This register may be read at any time. Bits 3 and 2 are unimplemented and always read 0. This is a

write-once register so only the first write after reset is honored. Any subsequent attempt to write to SOPT

(intentionally or unintentionally) is ignored to avoid accidental changes to these sensitive settings. SOPT

COP

Computer Operating Properly (COP) Watchdog — Reset was caused by the COP watchdog timer timing out.

This reset source may be blocked by COPE = 0.

0 Reset not caused by COP timeout.

1 Reset caused by COP timeout.

ILOP

Illegal Opcode — Reset was caused by an attempt to execute an unimplemented or illegal opcode. The STOP

instruction is considered illegal if stop is disabled by STOPE = 0 in the SOPT register. The BGND instruction is

considered illegal if active background mode is disabled by ENBDM = 0 in the BDCSC register.

0 Reset not caused by an illegal opcode.

1 Reset caused by an illegal opcode.

LOC

Loss-of-Clock Reset — Reset was caused by a loss of external clock.

0 Reset not caused by a loss of external clock.

1 Reset caused by a loss of external clock.

LVD

Low Voltage Detect — If the LVD is enable with the LVDRE or LVDSE bit is set, and the supply drops below the

LVD trip voltage, an LVD reset will occur. This bit is also set by POR.

0 Reset not caused by LVD trip or POR.

1 Reset caused by LVD trip or POR.

321

000

BDFR1

Reset

000

= Unimplemented or Reserved

1 BDFR is writable only through serial background debug commands, not from user programs.

Figure 5-4. System Background Debug Force Reset Register (SBDFR)

Table 5-4. SBDFR Register Field Descriptions

Field

Description

BDFR

Background Debug Force Reset — A serial background command such as WRITE_BYTE may be used to

allow an external debug host to force a target system reset. Writing logic 1 to this bit forces an MCU reset. This

bit cannot be written from a user program.

Table 5-3. SRS Register Field Descriptions (continued)

Field

Description

HCS08 데이터시트(PDF) 74 Page - NXP Semiconductors

HCS08 데이터시트(HTML) 74 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL