HCS08 datasheet(78/374 Pages) NXP

78 / 374 page

Chapter 5 Resets, Interrupts, and System Configuration

MC9S08JM60 Series Data Sheet, Rev. 5

Freescale Semiconductor

5.7.8

System Power Management Status and Control 2 Register

(SPMSC2)

This register is used to report the status of the low voltage warning function, and to configure the stop

mode behavior of the MCU.

Table 5-10. SPMSC1 Register Field Descriptions

Field

Description

LVWF

Low-Voltage Warning Flag — The LVWF bit indicates the low-voltage warning status.

0 low-voltage warning is not present.

1 low-voltage warning is present or was present.

LVWACK

Low-Voltage Warning Acknowledge — If LVWF = 1, a low-voltage condition has occurred. To acknowledge

this low-voltage warning, write 1 to LVWACK, which will automatically clear LVWF to 0 if the low-voltage warning

is no longer present.

LVWIE

Low-Voltage Warning Interrupt Enable — This bit enables hardware interrupt requests for LVWF.

0 Hardware interrupt disabled (use polling).

1 Request a hardware interrupt when LVWF = 1.

LVDRE

Low-Voltage Detect Reset Enable — This write-once bit enables LVD events to generate a hardware reset

(provided LVDE = 1).

0 LVD events do not generate hardware resets.

1 Force an MCU reset when an enabled low-voltage detect event occurs.

LVDSE

Low-Voltage Detect Stop Enable — Provided LVDE = 1, this read/write bit determines whether the low-voltage

detect function operates when the MCU is in stop mode.

0 Low-voltage detect disabled during stop mode.

1 Low-voltage detect enabled during stop mode.

LVDE

Low-Voltage Detect Enable — This write-once bit enables low-voltage detect logic and qualifies the operation

of other bits in this register.

0 LVD logic disabled.

1 LVD logic enabled.

BGBE

Bandgap Buffer Enable — This bit enables an internal buffer for the bandgap voltage reference for use by

ACMP or ADC module on one of its internal channels.

0 Bandgap buffer disabled.

1 Bandgap buffer enabled.

210

LVDV

LVWV

PPDF

PPDC1

PPDACK

Power-on Reset:

000

LVD Reset:

000

Any other Reset:

= Unimplemented or Reserved

u = Unaffected by reset

1 This bit can be written only one time after reset. Additional writes are ignored.

Figure 5-10. System Power Management Status and Control 2 Register (SPMSC2)

HCS08 데이터시트(PDF) 78 Page - NXP Semiconductors

HCS08 데이터시트(HTML) 78 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL