AT25QL641 datasheet(63/77 Pages) DIALOG

63 / 77 page

AT25QL641

DS-25QL641–130E–10/2018

7.38

Exit Secured OTP (C1h)

The Exit Secured OTP instruction is for exiting the additional 4 Kbit secured OTP mode. (Please refer to Figure 7-60).

Figure 7-60. Exit Secured OTP instruction for SPI Mode (left) and QPI Mode (right)

7.39

Read Security Register (2Bh)

The Read Security Register can be read the value of Security Register bits at any time (even in program/erase/write

status register-1 and write status register-2 condition) and continuously. Bits 0 and 1 of this register are described below.

All other bits of the register are reserved.

Secured OTP Indicator bit. The Secured OTP indicator bit shows the chip is locked by factory before or not. When it is

“0”, it indicates a non-factory lock, a “1” indicates a factory lock.

Lock-down Secured OTP (LDSO) bit. By executing the ‘Write Security Register’ instruction, the LDSO bit may be set to

“1” for customer lock down purposes. However, once the bit it set to “1” (locked down), the LDSO bit and the 4 Kbit

Secured OTP area cannot be updated any more. While it is in 4 Kbit Secured OTP mode, array access is not allowed to

write.

Table 7-12. Security Register Definition

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

LDSO (indicate if

lock- down)

Secured OTP

indicator bit

Reserved

0 = not

lock-down

1 = lock- down

(cannot program/

erase OTP)

0 = non factory

lock

1 = factory lock

Volatil

e bit

Volatile

bit

Volatile

bit

Volatile

bit

Volatile

bit

Volatile

bit

Non- Volatile bit

Non- Volatile

bit

AT25QL641 데이터시트(PDF) 63 Page - Dialog Semiconductor

AT25QL641 데이터시트(HTML) 63 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

데이터시트 다운로드

링크 URL