| 전자부품 데이터시트 검색엔진 |
|
AT25QL641 데이터시트(PDF) 20 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
AT25QL641 데이터시트(HTML) 20 Page - Dialog Semiconductor |
|
20 / 77 page ![]() 19 AT25QL641 DS-25QL641–130E–10/2018 Enable for Volatile Status Register (50h) is set in QPI Mode, the SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of Status Register-2 must be driven to high after Write Status Register instruction (01h). Once Read Status Register (05h or 35h) is issued the read values of SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of the Status Register-2 are ignored. Figure 7-2. Write Enable for Volatile Status Register Instruction for SPI Mode (left) and QPI Mode (right) 7.4 Write Disable (04h) The Write Disable instruction is used to reset the Write Enable Latch (WEL) bit in the Status Register. To enter the Write Disable instruction, CS goes low prior to the instruction “04h” into Data Input (SI) pin on the rising edge of SCK, and then driving CS high. T h e WEL bit is automatically reset write- disable status of “0” after power-up and upon completion of the every Program, Erase and Write Status Register instructions. Figure 7-3. Write Disable Instruction for SPI Mode (left) and QPI Mode (right) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |