전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT25QL641 데이터시트(PDF) 24 Page - Dialog Semiconductor

부품명 AT25QL641
상세설명  64-Mbit, 1.7V Minimum SPI Serial Flash Memory with Dual I/O, Quad I/O and QPI Support
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DIALOG [Dialog Semiconductor]
홈페이지  http://www.dialog-semiconductor.com/
Logo DIALOG - Dialog Semiconductor

AT25QL641 데이터시트(HTML) 24 Page - Dialog Semiconductor

Back Button AT25QL641 Datasheet HTML 20Page - Dialog Semiconductor AT25QL641 Datasheet HTML 21Page - Dialog Semiconductor AT25QL641 Datasheet HTML 22Page - Dialog Semiconductor AT25QL641 Datasheet HTML 23Page - Dialog Semiconductor AT25QL641 Datasheet HTML 24Page - Dialog Semiconductor AT25QL641 Datasheet HTML 25Page - Dialog Semiconductor AT25QL641 Datasheet HTML 26Page - Dialog Semiconductor AT25QL641 Datasheet HTML 27Page - Dialog Semiconductor AT25QL641 Datasheet HTML 28Page - Dialog Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 77 page
background image
23
AT25QL641
DS-25QL641–130E–10/2018
Figure 7-10. Read Data Instruction
7.9
Fast Read (0Bh)
The Fast Read instruction is high speed reading mode that it can operate at the highest possible frequency of FR. The address
is latched on the rising edge of the SCK. After the 24-bit address, this is accomplished by adding “dummy” clocks as shown in
Figure 7-11. The dummy clocks means the internal circuits require time to set up the initial address. During the dummy clocks,
the data value on the SO pin is a “don’t care”. Data of each bit shifts out on the falling edge of SCK.
Figure 7-11. Fast Read Instruction (SPI Mode)
7.10
Fast Read in QPI Mode
When QPI mode is enabled, the number of dummy clock is configured by the “Set Read Parameters (C0h)” instruction to
accommodate wide range applications with different needs for either maximum Fast Read frequency or minimum data
access latency. Depending on the Read Parameter Bit P[4] and P[5] setting, the number of dummy clocks can be
configured as either 4, or 6 or 8. The default number of dummy clocks upon power up or after a Reset instruction is 4.
Refer to Figure 7-12 and Figure 7-13 below.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com