SH7041A datasheet(486/923 Pages) RENESAS

486 / 923 page

448

• Bits 5 and 4—POE2 Mode 1, 0 (POE2M1 and POE2M0): These bits select the input mode of

the

POE2 pin.

Bit 5:

POE2M1

Bit 4:

POE2M0

Description

Accept request on falling edge of

POE2 input. (initial value)

Accept request when

POE2 input has been sampled for 16

φ/8 clock pulses, and all are low level.

Accept request when

POE2 input has been sampled for 16

φ/16 clock pulses, and all are low level.

Accept request when

POE2 input has been sampled for 16

φ/128 clock pulses, and all are low level.

• Bits 3 and 2—POE1 Mode 1, 0 (POE1M1 and POE1M0): These bits select the input mode of

the

POE1 pin.

Bit 3:

POE1M1

Bit 2:

POE1M0

Description

Accept request on falling edge of

POE1 input. (initial value)

Accept request when

POE1 input has been sampled for 16

φ/8 clock pulses, and all are low level.

Accept request when

POE1 input has been sampled for 16

φ/16 clock pulses, and all are low level.

Accept request when

POE1 input has been sampled for 16

φ/128 clock pulses, and all are low level.

• Bits 1 and 0—POE0 Mode 1, 0 (POE0M1 and POE0M0): These bits select the input mode of

the

POE0 pin.

Bit 1:

POE0M1

Bit 0:

POE0M0

Description

Accept request on falling edge of

POE0 input. (initial value)

Accept request when

POE0 input has been sampled for 16

φ/8 clock pulses, and all are low level.

Accept request when

POE0 input has been sampled for 16

φ/16 clock pulses, and all are low level.

Accept request when

POE0 input has been sampled for 16

φ/128 clock pulses, and all are low level.

SH7041A 데이터시트(PDF) 486 Page - Renesas Technology Corp

SH7041A 데이터시트(HTML) 486 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL