SH7041A datasheet(8/923 Pages) RENESAS

부품명	SH7041A

상세설명	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

제조업체	RENESAS [Renesas Technology Corp]

홈페이지	http://www.renesas.com

Logo

8 / 923 page

Section

Page

Description

11.2.3 DMA

Transfer Count

Registers 0–3

(DMATCR0–

DMATCR3)

220

Description amended

The data for the upper 8 bits of a DMATCR is 0

when read.

11.2.4 DMA

Channel Control

Registers 0–3

(CHCR0–CHCR3)

221

Description amended

• Bits 31–21—Reserved bits: Data are 0

when read. The write

value always be 0.

224

Description amended

• Bit 7—Reserved bits: Data is 0

when read. The write value

always be 0.

11.2.5 DMAC

Operation Register

(DMAOR)

226

Description amended

• Bits 15–10—Reserved bits: Data are 0

when read. The write

value always be 0.

227

Description amended

• Bits 7–3—Reserved bits: Data are 0

when read. The write

value always be 0.

11.3.3 Channel

Priority

Figure 11.3 Round

Robin Mode

233

Figure amended

Channel 0 is given the lowest

priority.

12.4.5 Cascade

Connection Mode

Figure 12.23

Cascade Connection

Operation Example

(Phase Counting

Mode)

337

Figure amended

TCLKC

TCLKD

12.4.9

Complementary

PWM Mode

Figure 12.55

Example of Output

Phase Switching by

External Input (1)

373

Figure amended

When BDC = 1, N = 0, P = 0, FB = 0, output active level = high

SH7041A 데이터시트(PDF) 8 Page - Renesas Technology Corp

SH7041A 데이터시트(HTML) 8 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL