SH7041A datasheet(668/923 Pages) RENESAS

668 / 923 page

630

• Bits 5 and 4—PD26 Mode 1, 0 (PD26MD1 and PD26MD0): These bits select the function of

the PD26/D26/DACK0 pin.

Bit 5:

PD26MD1

Bit 4:

PD26MD0

Description

General input/output (PD26) (initial value) (D26 with no ROM

and CS0 = 32 bit width)

Data input/output (D26) (PD26 in single chip mode)

DMA transfer request received output (DACK0) (PD26 in single

chip mode, and D26 with no ROM and CS0 = 32 bit width)

Reserved

• Bits 3 and 2—PD25 Mode 1, 0 (PD25MD1 and PD25MD0): These bits select the function of

the PD25/D25/

DREQ1 pin.

Bit 3:

PD25MD1

Bit 2:

PD25MD0

Description

General input/output (PD25) (initial value) (D25 with no ROM

and CS0 = 32 bit width)

Data input/output (D25) (PD25 in single chip mode)

DMA transfer request input (

DREQ1) (PD25 in single chip

mode, and D25 with no ROM and CS0 = 32 bit width)

Reserved

• Bits 1 and 0—PD24 Mode 1, 0 (PD24MD1 and PD24MD0): These bits select the function of

the PD24/D24/

DREQ0 pin.

Bit 1:

PD24MD1

Bit 0:

PD24MD0

Description

General input/output (PD24) (initial value) (D24 with no ROM

and CS0 = 32 bit width)

Data input/output (D24) (PD24 in single chip mode)

DMA transfer request input (

DREQ0) (PD24 in single chip

mode, and D24 with no ROM and CS0 = 32 bit width)

Reserved

SH7041A 데이터시트(PDF) 668 Page - Renesas Technology Corp

SH7041A 데이터시트(HTML) 668 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL