SH7041A datasheet(178/923 Pages) RENESAS

부품명	SH7041A

상세설명	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

제조업체	RENESAS [Renesas Technology Corp]

홈페이지	http://www.renesas.com

Logo

178 / 923 page

140

Bit:

DTCRAH

Initial value:

***

R/W:

—

Bit:

DTCRAL

Initial value:

***

R/W:

—

Note: * Initial value is undefined.

8.2.6

DTC Transfer Count Register B (DTCRB)

The DTCRB is a 16-bit register that designates the block length in block transfer mode. The

contents of this register is located in memory. The block length is 1 when the set value is H'0001,

65535 when it is H'FFFF, and 65536 when it is H'0000.

Bit:

Initial value:

***

R/W:

—

Bit:

Initial value:

***

R/W:

—

Note: * Initial value is undefined.

8.2.7

DTC Enable Registers (DTER)

The DTER (DTEA–DTEE) are five 8-bit readable/writable registers with bits allocated to each

interrupt source that activates the DTC. They set disable/enable for DTC activation for each

interrupt source. When a bit is 1, DTC activation by the corresponding interrupt source is enabled.

Interrupt sources for each of the DTEA–DTEE registers are indicated in table 8.2.

The DTER are initialized to H'00 by a power-on reset or in standby mode. Manual reset does not

initialize DTER.

SH7041A 데이터시트(PDF) 178 Page - Renesas Technology Corp