SH7041A datasheet(264/923 Pages) RENESAS | Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

전자부품 데이터시트 검색엔진

ALLDATASHEET.CO.KR

X

SH7041A 데이터시트(PDF) 264 Page - Renesas Technology Corp

부품명	SH7041A

상세설명	Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)

PDF	923 Pages

Scroll/Zoom	100%

제조업체	RENESAS [Renesas Technology Corp]

홈페이지	http://www.renesas.com

Logo

SH7041A 데이터시트(HTML) 264 Page - Renesas Technology Corp

SH7041A Datasheet HTML 260Page - Renesas Technology Corp

SH7041A Datasheet HTML 261Page - Renesas Technology Corp

SH7041A Datasheet HTML 262Page - Renesas Technology Corp

SH7041A Datasheet HTML 263Page - Renesas Technology Corp

SH7041A Datasheet HTML 264Page - Renesas Technology Corp

SH7041A Datasheet HTML 265Page - Renesas Technology Corp

SH7041A Datasheet HTML 266Page - Renesas Technology Corp

SH7041A Datasheet HTML 267Page - Renesas Technology Corp

SH7041A Datasheet HTML 268Page - Renesas Technology Corp

264 / 923 page

background image

226

• Bit 0—DMAC Enable (DE): DE enables operation in the corresponding channel.

Bit 0: DE

Description

0

Operation of the corresponding channel disabled (initial value)

1

Operation of the corresponding channel enabled

Transfer mode is entered if this bit is set to 1 when auto-request is specified (RS3–RS0 settings).

With an external request or on-chip module request, when a transfer request occurs after this bit is

set to 1, transfer is enabled. If this bit is cleared during a data transfer, transfer is suspended.

If the DE bit has been set, but TE = 1, then if the DME bit of the DMAOR is 0, and the NMI or

AE bit of the DMAOR is 1, transfer enable mode is not entered.

11.2.5

DMAC Operation Register (DMAOR)

The DMAOR is a 16-bit read/write register that specifies the transfer mode of the DMAC

Register values are initialized to 0 during power-on reset or in software standby mode. Manual

reset does not initialize DMAOR.

Bit:

15

14

13

12

11

10

9

8

—

—

—

—

—

—

PR1

PR0

Initial value:

—

—

—

—

—

—

0

0

R/W:

R

R

R

R

R

R

R/W

R/W

Bit:

7

6

5

4

3

2

1

0

—

—

—

—

—

AE

NMIF

DME

Initial value:

—

—

—

—

—

—

0

0

R/W:

R

R

R

R

R

R/(W)*

R/(W)*

R

Note: * 0 write only is valid after 1 is read at the AE and NMIF bits.

• Bits 15–10—Reserved bits: Data are 0 when read. The write value always be 0.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

Go To PDF Page

링크 URL

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]

Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색
All Rights Reserved©Alldatasheet.com

Mirror Sites English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz

Family Site : ic2ic.com | icmetro.com