 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STM8S103F2 데이터시트(PDF) 75 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S103F2 데이터시트(HTML) 75 Page - STMicroelectronics |
|
|
75 / 121 page  DocID15441 Rev 14 75/121 STM8S103F2 STM8S103F3 STM8S103K3 Electrical characteristics 88 10.3.7 Reset pin characteristics Subject to general operating conditions for VDD and TA unless otherwise specified. Figure 35. Typical NRST VIL and VIH vs VDD @ 4 temperatures Table 42. NRST pin characteristics Symbol Parameter Conditions Min Typ Max Unit VIL(NRST) NRST input low level voltage(1) 1. Guaranteed by characterization results. --0.3 - 0.3 x VDD V VIH(NRST) NRST input high level voltage(1) IOL= 2 mA 0.7 x VDD - VDD+ 0.3 VOL(NRST) NRST output low level voltage(1) IOL= 3 mA - - 0.5 RPU(NRST) NRST pull-up resistor(2) 2. The RPU pull-up equivalent resistor is based on a resistive transistor. -30 55 80 k Ω tIFP(NRST) NRST input filtered pulse(3) -- - 75 ns tINFP(NRST) NRST Input not filtered pulse(3) 3. Guaranteed by design. -500 - - tOP(NRST) NRST output pulse(3) -20 - - µs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
