 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STM8S103F2 데이터시트(PDF) 82 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S103F2 데이터시트(HTML) 82 Page - STMicroelectronics |
|
|
82 / 121 page  Electrical characteristics STM8S103F2 STM8S103F3 STM8S103K3 82/121 DocID15441 Rev 14 10.3.10 10-bit ADC characteristics Subject to general operating conditions for VDD, fMASTER, and TA unless otherwise specified. Table 45. ADC characteristics Symbol Parameter Conditions Min Typ Max Unit fADC ADC clock frequency VDD= 2.95 to 5.5 V 1 - 4 MHz VDD= 4.5 to 5.5 V 1 - 6 VAIN Conversion voltage range(1) 1. During the sample time, the sampling capacitance, CAIN (3 pF max), can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within tS. After the end of the sample time tS, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock tS depend on programming. - VSS - VDD V CADC Internal sample and hold capacitor -- 3 - pF tS(1) Minimum sampling time fADC = 4 MHz - 0.75 - µs fADC = 6 MHz - 0.5 - tSTAB Wakeup time from standby - - 7.0 - µs tCONV Minimum total conversion time (including sampling time, 10- bit resolution) fADC = 4 MHz 3.5 µs fADC = 6 MHz 2.33 µs -14 1/fADC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
