전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

STM32WB50CG 데이터시트(PDF) 109 Page - STMicroelectronics

부품명 STM32WB50CG
상세설명  Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® 5.2 or 802.15.4 radio solution
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB50CG 데이터시트(HTML) 109 Page - STMicroelectronics

Back Button STM32WB50CG Datasheet HTML 105Page - STMicroelectronics STM32WB50CG Datasheet HTML 106Page - STMicroelectronics STM32WB50CG Datasheet HTML 107Page - STMicroelectronics STM32WB50CG Datasheet HTML 108Page - STMicroelectronics STM32WB50CG Datasheet HTML 109Page - STMicroelectronics STM32WB50CG Datasheet HTML 110Page - STMicroelectronics STM32WB50CG Datasheet HTML 111Page - STMicroelectronics STM32WB50CG Datasheet HTML 112Page - STMicroelectronics STM32WB50CG Datasheet HTML 113Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 119 page
background image
DS13047 Rev 5
109/119
STM32WB50CG STM32WB30CE
Electrical characteristics
110
Figure 26. SPI timing diagram - master mode
1. Measurement points are set at CMOS levels: 0.3 VDD and 0.7 VDD.
JTAG/SWD interface characteristics
Unless otherwise specified, the parameters given in Table 83 and Table 84 are derived from
tests performed under the ambient temperature, fPCLKx frequency and supply voltage
conditions summarized in Table 20: General operating conditions. with the following
configuration:
Capacitive load C = 30 pF
Measurement points are done at CMOS levels: 0.5 ₓ VDD
ai14136c
CPHA= 0
MOSI
OUTPUT
MISO
INP UT
CPHA= 0
LSB OUT
LSB IN
CPOL=0
CPOL=1
B I T1 OUT
NSS input
tc(SCK)
tw(SCKH)
tw(SCKL)
tr(SCK)
tf(SCK)
th(MI)
High
CPHA=1
CPHA=1
CPOL=0
CPOL=1
tsu(MI)
tv(MO)
th(MO)
MSB IN
BIT6 IN
MSB OUT
Table 83. JTAG characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
1/tc(TCK)
TCK clock frequency
2.7 < VDD < 3.6 V
-
-
29
MHz
2.0 < VDD < 3.6 V
-
-
21
tisu(TMS)
TMS input setup time
-
2.5
-
-
ns
tih(TMS)
TMS input hold time
-
2
-
-
tisu(TDI)
TDI input setup time
-
1.5
-
-
tih(TDI)
TDI input hold time
-
2
-
-
tov(TDO)
TDO output valid time
2.7 < VDD < 3.6 V
-
13.5
16.5
2.0 < VDD < 3.6 V
-
13.5
23
toh(TDO)
TDO output hold time
-
11
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com